Abstract| Measured Equation of Invariance (MEI) is a new concept in computational electromagnetics. It has been demonstrated that the MEI technique can be used to terminate the meshes very close to the object boundary and still strictly preserves the sparsity of the FD equations. Therefore, the nal system matrix encountered by MEI is a sparse matrix with size similar to that of integral equation methods. However, complicated Green's function, disagreeable Sommerfeld integrals, and very di cult umbilical meshes for multiconductors make the traditional MEI very di cult, if not impossible, to be applied to analyze multilayer and multiconductor interconnects. In this paper, we propose the Geometry Independent MEI (GIMEI) which substantially improved the original MEI method. We use GIMEI for capacitance extraction of general two-dimension and threedimension VLSI interconnect. Numerical results are in good agreement with published data and those obtained by using FASTCAP from MIT and some other commercial tools, while GIMEI are generally an order of magnitude faster than FASTCAP with much less memory usage.
I. Introduction
T HE design and development of next-generation electronic products is driven by an increasing demand for greater functionality, higher performance, and shorter design-to-manufacturing cycle time in smaller, yet faster packaging. Currently, the feature size is as small as 0.35 m, and it's been predicted in the 1994 National Technology Roadmap for Semiconductors (NTRS) that the feature size will decrease to 0.25 m in 1998, and 0.18 m in 2001. Shrinking silicon geometries a ects the electrical properties of the wires which produces a corresponding e ect on the IC signals. As a result, factors which have an insignificant e ect at 1 m or larger become signi cant impediments to performance at 0.35 m and smaller. One of the dominant factors a ecting IC performance as feature size shrinking into deep submicron (less than 0.5 m) is interconnect. Because transistor sizing is shrinking faster than the interconnect between transistors, wiring interconnects dominate the total gate to gate delay. For instance, at 2 m, 80% delay is due to transistor or gate delay, and only 20% delay is attributed to the wires. In deep submicron design such as 0.25 m and smaller, however, interconnect delay may account for some 80% to 90% of the total delay Weikai Sun and Wayne Dai are with Dept. of Computer Eng., University of California at Santa Cruz, CA 95064, U.S.A Wei Hong is with Dept. of Radio Eng., Southeast University, Nanjing, P.R.C, 210096 for long nets. As interconnect becomes a principal determinant of performance, it is increasingly critical to both understand and account for its e ects as part of the design process. This is done by modeling the interconnects and extracting parasitic parameters, which are e ects not intentionally designed into the chip but are rather consequences of the layout. In the modeling, we have to consider the propagation delay and transmission line impedance, together with other e ects such as signal degradation caused by transmission line dispersion, signal re ection at discontinuities, crosstalk between adjacent and cross lines, and simultaneous switching noise due to the inductance in power distribution system. And these e ects must be quanti ed in order not to render a fabricated digital circuit inoperable or to distort an analog signal and make it fail to meet speci cations. The current practice of modeling the interconnect with discrete components will not be accurate enough. In addition, non-trivial parasitic e ects of nearby electrically di erent chip mask elements will also require greater detailed information and accuracy in modeling, including 3D e ects. Therefore, it is necessary to develop computationally e cient methods to extract the parasitics of the interconnects.
For an inhomogeneous structure like VLSI interconnects, the modes are hybrid and full-wave approach should be adopted. However, the qausi-static (qausi-TEM) approximations are su ciently accurate when the transverse components predominates over the longitudinal ones, in other words, the transverse dimensions of the structure are much smaller than wavelength. Due to the frequency range of interest for high-speed VLSI is often below ten gigahertz, we adopt the quasi-TEM assumption. In fact, up to now the static capacitance matrix C] and inductance matrix L] of the multilayer and multiconductor interconnect is commonly used in practice for high-speed VLSI, PCB's and MCM's design.
The various procedures to get the solution can be generally classi ed into the following categories. One category is to solve di erential Maxwell equations called domain or nite methods, such as Finite Element method (FEM) 1] and Finite Di erence method (FDM) 2], 3]. They basically divide the space surrounding the object into meshes, then write local equations at each mesh point, which leads to a sparse matrix system. But the standard FD (or FE) method involves large number of unknowns because they get the solution of the potential distribution over the en-2 tire geometry domain and the boundary conditions are usually valid only far from the object for open problem. Another category is using the integral equation approach such as Method of Moments 4] (MoM), the Boundary Element Method 5] (BEM), and the BEM with multipole acceleration 6] . They make meshes on the surface of the object. For multilayer multiconductor interconnects, this means meshes are made either on the surface of each conductor with Green's function for a layered medium which is both mathematically and computationally complex, or on the surfaces of each conductor and all dielectric interfaces but with much simpli ed Green's function. Compared to FD, this greatly reduces the number of unknowns. But each small piece is either source or eld point, and a ected by all others, which leads to a full matrix. Therefore, all these methods will either solve a sparse but very large matrix or solve a small but full matrix. There is also another kind of semi-analytical approach, such as Method of Lines (MoL) 7], 8], Spectral Domain Approach (SDA) 9], and Dimension Reduction Technique (DRT) 10]. They basically take some special procedures and reduce the original problem by one dimension. The drawback of these methods is that the geometry they can deal with has some limitations. For example, MoL and SDA have di culties to deal with non-zero thickness conductors, and it is hard to apply DRT to non-planarized structures. Recently, several methods have been proposed to approach a sparse nal matrix system whose number of unknowns is small. 15] , the overall e ciency is much better. In this paper, we extended Geometry Independent MEI to compute capacitance matrix of general interconnects. The results are in good agreement with published data and those obtained by using FASTCAP from MIT 6] . And GIMEI can generally achieve an order of magnitude faster than FASTCAP with signi cantly less memory usage. This paper is organized as follows. Section 2 de nes the problem. Section 3 reviews brie y the MEI method. Section 3 describes the basic principle of the Geometry Independent Measured Equation of Invariance. Section 5 gives several numerical and experimental results to verify the accuracy and e ciency of GIMEI. And at last, we give a conclusion.
II. Problem Formulation
A general interconnect con guration is shown in Fig. 1 . For an N-conductor system, an N N capacitance matrix is de ned by where C s ij is the short circuit capacitance. In this paper, when talking about capacitance, we all refer to the short circuit capacitance. Note that for two-dimension case, the capacitance value is with respect to per unit length. Now, the parasitic capacitance problem to be considered reduces to the determination of charge on each conductor for known potentials.
We rst discretize the geometry in interest into elementary boxes using a orthogonal Cartesian grid shown in Fig.  2 . Two-dimension case can be similarly derived 23]. The electrical potential can be assumed to be constant inside the elementary boxes and con ned at the middle of the box. The mesh points on the metalization can be treated to be at a constant potential under the qausi-TEM assumption. The boundary of the mesh is treated later when we present the concept of MEI.
The electrical potential function in the bounded region except those mesh points on conductors of the quasi-static problem satis es the following Laplace equation:
Using di erence to approximate derivative, we can write the electric potential at each internal mesh point as the linear combination of potentials of neighboring mesh points. By using the concept of loop integral 12], we have derived a generalized local FD equations which can account for different step size and material along all directions with the error of O(h p ); p 1, where h = max(h x ; h y ; h z ) 26].
III. Measured Equation of Invariance
The derived FD equation is only applicable at interior nodes of the mesh. In paper 11], Mei postulated that the 
where M is the number of nodes that surrounding the node in interest 0 . The node con guration is shown in Fig. 3 which is a slice cut from In conventional MEI, the MEI coe cients are obtained by rst setting a set of distribution functions, called \metrons", on conductors, then forming a linear algebraic equations with each elements being the response of one certain metron at each boundary MEI node, and at last solving this linear equations. Then, the potential values at all nodes can be obtained by solving equations consisting of FD equations at interior nodes and MEI at truncated mesh boundary nodes. The coe cient matrix of the system of linear algebraic equations is a sparse matrix since each row contains either seven non-zero elements from FD equations or M (or less) non-zero elements from MEI. Here, M is at most six without considering diagonal nodes. It results in great savings in memory needs compared with BEM or MoM etc. Furthermore, the computing time for sparse matrix is greatly less than a dense matrix with similar dimension. The order of coe cient matrix in MEI approach is much less than that in conventional FD methods with absorbing boundary conditions, because MEI can terminate the mesh very close to the region in which we are interested. These properties make the method of MEI a powerful tool for computational electromagnetics.
Although some papers 27], 28] proposed some doubts on the third postulation of the MEI coe cients: invariant to excitations, they still admit in the papers that MEI is an e cient technique for the truncation of mesh boundaries. 4 Actually, their arguments were either not correct 29], 30] or did not con ict with the fundamentals of MEI, because we have already proven that MEI coe cients are actually not strictly invariant to excitations, but instead, are invariant to excitations with the error bounded by O(h 2 ), where h = max(h x ; h y ; h z ) 31]. As stated above, the local FD equation also has the error of O(h p ); p 1, therefore, the total truncation/model error of the nal matrix system has the order of O(h p ); p 1, which is not degenerated by the introduction of MEI equations on boundaries. The wide application of MEI concept in computational electromagnetics has also contributed to the veri cation of MEI's e ciency.
However, the closed form Green's functions for multilayer structures of VLSI interconnects, are generally derived in spectral-domain and then transformed to the space-domain by inverse Fourier transformation which are in nite integrals. In addition to the tedious deduction of Green's function in a multilayer structure, the calculation of the MEI coe cients is very time-consuming because many Sommerfeld type integrals will be encountered. The calculation of MEI coe cients dominates the total computation time. As reported in 15], for a one-layer microstrip stub, obtaining the MEI coe cients required 90 CPU minutes for a single frequency, and solving the sparse system required 24 minutes on a Dec Station 5000 series 200. On the other hand, in traditional MEI, a umbilical mesh is adopted for coupled microstrip lines analysis 13], however, this mesh generation scheme becomes extremely di cult to implement for multiconductor systems. Therefore, complicated Green's function, disagreeable Sommerfeld-type integrals, and very di cult mesh generation scheme make MEI very di cult, if not impossible, to be applied to multilayer and multiconductor interconnects.
IV. Geometry Independent Measured Equation of Invariance
In order to overcome these drawbacks and apply this ecient truncation boundary concept in multiconductor multilayer interconnects analysis, we introduced the measuring box concept, which is rst proposed in 12] and further extended and explored in 23], 24]. A measuring box is just a closed surface that encloses all objects inside as shown in Fig. 2 and Fig. 3 , to isolate the MEI nodes (boundary and the next layer) and possibly some bu er layers from the region containing conductors. In 23], it has been demonstrated that the MEI are also independent of the source distribution on the measuring loop provided the third postulate 31], MEI are independent of the source distribution on conductors' surface. The MEI coe cients are then determined from the metrons on the measuring loop instead of the metrons on the conductors, which means the MEI are independent of the geometries of the conductors or structure con guration. In order to avoid the Green's function in multilayer structure, the dielectric layers are truncated at the measuring loop with physical polish which ensures such truncation will not a ect the total accuracy, and free space out of the measuring loop is assumed. Therefore, we can use very simple free space Green's function to measure MEI coe cients. Experiments suggest that very few layer meshes between the measuring loop and the nearest conductors, and again very few layer meshes outside the measuring loop are su cient to guarantee the accuracy of results in practice.
The potential values k i ; i = 0; : : :; M, at the corresponding MEI nodes corresponding to kth metron k de ned on the measuring loop can be simply obtained: 
which is a system of linear algebraic equations with respect to the MEI coe cients C 1 ; C 2 ; : : :; C M , when C 0 is normalized to 1. If the number of equations or the number of metrons, is greater than M, we can solve Eq. 7 by least square techniques. Generally, in three-dimension case, since global continuous metrons are di cult to nd, the point metrons are selected and clustering techniques are adopted. Because under qausi-static assumption, only the amplitude information (no phase information compared with full-wave approach) is needed in the determination of MEI coe cients, clustering is an e cient approximation. In our program, the CPU time to obtain MEI coe cients are much less than solving the nal sparse matrix, which means the overhead time spent on MEI coe cients is only a very small part (less than ve percents) in the total computing time.
Coupling the MEI equations at truncated mesh boundary nodes to the FD equations at interior nodes results in a matrix equation S] = f (8) where is a column matrix consisting of the potential values at all mesh nodes, and f is the known column matrix followed from the neighboring FD's around the conductors on which voltages are impressed.
From the solution of Eq. 8, we get the potential distribution over the mesh region. Since the nite di erence approximation of the Laplace equation is less accurate in the vicinity of a conductor's reentrant corner (i.e., a corner whose outside angle is greater than radians) because of a singularity in the electric eld in the corner, we use Duncan correction 32] to get charge distribution or total charge on each conductor. Bringing these charges into Eq. 2, we can get the nal short circuit capacitance matrix.
We have also developed an adaptive mesh-remesh scheme. In this scheme, eld is solved in number of steps, total computation time or solution accuracy is checked in each step, and whenever necessary, the solution, including its accuracy information is fed back to the mesh generator to further re ne the mesh at the suitable location. This scheme makes GIMEI eld solver exible and timebounded. Furthermore, our mesh generator can treat arbitrary geometry including non-rectangular bends e ectively. Our mesh emphasizes the location requiring higher resolution, in a much more e cient way, resulting in much fewer mesh points and hence greater e ciency in solver.
V. Experimental Results
It has been demonstrated by experimental results that our approach is faster than BEM (with multipole acceleration), MoM, and FD, without loss of accuracy. In addition, this method outperforms other methods mentioned above for fairly large structures such as tens even hundreds of conductors on tens of dielectric layers. Furthermore, this method can be easily applied to structures with arbitrarilyshaped cross section conductors including in nitesimally thin conductors on lossy and inhomogeneous dielectric layers due to the nature of Finite Di erence used inside the measuring loop. To verify the accuracy and speedup advantage of this method, the following examples were selected to provide a quantitative measure. All relevant programs are run on a Sun Sparc 20 workstation.
A. Two dimension examples
Because the capacitance and inductance per unit length do not vary when we scale the whole geometry in twodimensional case, we only give relative size of each con guration without specifying the units in the following examples.
A.1 A thin microstrip
The rst example we show is an in nitesimally thin microstrip as shown in Fig. 4 v 0 is the speed of light in free space, C the capacitance of this structure, and C 0 the capacitance with dielectric layer replaced by free space. Fig. 5 shows the comparison of the characteristic impedance varying with the width height ratio W=H obtained by using GIMEI, Cao's result 4] which uses Method of Moments (MoM), Zutter's results 9] which is based on Space Domain Green's Function Approach (SDGA), and those provided by Gupta 33] and Hammerstad 34] . In our results, we use ten mesh points per unit length. The di erence of our results are within 2.5% compared with the results by Hammerstad 34] which is regarded as standard reference for this kind of problem.
A.2 Two coupled microstrip
The second two-dimension example is a pair of coupled microstrips touching a dielectric slab over a conducting plane as shown in Fig. 6 . The conductors are numbered from left to right as 1 and 2, respectively. Table I compares our results with those of Cao's 4] and Weeks ' 35] . For comparison, the results of 35] have been changed to dimension farads per meter. The di erences are within 2.5%.
A.3 Three lines with three dielectric layers
A little more complex example is illustrated in Fig. 7 . Table II shows our results together with the comparison with those of Zutter's 9]. Here the conductors are numbered from left to right as 1, 2, and 3, respectively. A.4 Three parallel lines immersed in dielectric compared with measured data This example is three parallel wires immersed in a dielectric which is a commonly found structure in microelectronics, whose con guration is shown in Fig. 8 . The structure represents three equidistant rectangular wires running parallel to a ground plane, where each conductor has the same size w t, and the space s varies from 5 to 60. This structure has been measured by Lin 36] . Fig. 9 shows capacitance of the middle conductor C22 varying with the interwire distance. A di erence of less than 3% is observed in the whole range between our results and the measured data 36]. It's clear from the gure that our results are closer to the measured data than those obtained by a commercial 3D interconnect modeling tool using nite di erence method. A.5 A large multilayer and multiconductor example To show that our method is a very fast parameter extractor, an arti cial example is given below. Here although our method can handle arbitrarily-shaped cross section structures, for the sake of convenience only regular shape cross section structures are used. The example is ve dielectric layers and twelve conductors shown in Fig. 10 . The conductors are numbered in sequence from left to right and from bottom to top. All conductors have the size of 5 5, and the spacing between two adjacent conductors on the same layer is also 5. The outer space are all free space with " r = 1. Table . III shows the comparison of our results and those computed by Boundary Element Method (BEM). A di erence of around 5% is observed. Because the capacitance matrices are fairly big (12 12), we only give the results of self capacitances of each conductors. Our method, which takes 5:5 seconds CPU time, is eight times faster than BEM, which takes 43:97 seconds CPU time. The differences are less than 5%.
B. Three dimension examples
We have also extended the Geometry Independent MEI into the three-dimension problem. To verify the speedup and accuracy property of GIMEI, a simple example of 1 1 z cube (unit in m) is computed and compared with FASTCAP 6] , which basically uses BEM with multipole acceleration. The cube computed is extended along one direction z. Table IV shows the results (self capacitance of the cube varying with the extended edge z) and CPU time of GIMEI compared with those of FASTCAP. GIMEI is about ten times faster than FASTCAP with the di erence in the results of less than 1%.
We have also compared our results with those of standard FD under the zero E eld (electric wall, E.W.) boundary condition using the same mesh discretization. The structure is chosen to be a 1 1 5 m cube. Table V shows the results by using E.W. varying with the layer number outside the measuring loop. To achieve the results close enough to the accurate ones (149.8aF from GIMEI and 149.6aF from FASTCAP), the FD method requires as many as 30 mesh layers outside the measuring box, referred to as bu er layers, and takes more than 250 seconds. On the other hand, GIMEI only needs three bu er layers and takes 0.34 seconds. Fig. 11 , where all dimensions are in m.
While FASTCAP got the self capacitance of the bend (2.956fF) in 16.1 seconds, GIMEI obtained the result (2.974fF) in 1.16 seconds. Again in this case, GIMEI is more than ten times faster than FASTCAP. It is worth noting that in the original paper 3], the result is 105F which is unreasonable. Fig. 12 shows the capacitance obtained by GIMEI varying with the bu er number outside the measuring loop. As indicated, we only need to use four to ve bu er layers to get enough accurate results. Table VI shows the results of short circuit capacitances C 11 , C 22 and C 12 computed by both GIMEI and FAST-CAP varying with the line length z. They are within the di erence of 3%. Table VII shows the CPU time and memory usage of the two methods. The number of bu er layer outside the measuring box for GIMEI is 3. GIMEI uses an order of magnitude less computing time and memory usage than FASTCAP. B.4 3D structures cut from a real design
We have also compared our eld solver results with BEM and FD on two bigger 3D examples using ve metal layer technology. The rst example has 11 metal lines, while the second has 14 metals, with the metals distributing from M1 (metal 1) to M4 (metal 4) and include many cross overs. The results are stated in Table VIII. It is clear that GIMEI uses much less grid size than FD and thus much less computing time. Generally speaking, because we truncate meshes close to objects and still keep the sparsity of the nal system matrix, GIMEI can treat 9 In this paper, by using the measuring loop, we substantially improved the MEI in four key aspects: 1) cancelled the postulate of geometry speci c in conventional MEI, 2) avoided the deduction of Green's function in multilayer structure, 3) avoided the calculation of disagreeable Sommerfeld type integrals, and 4) avoided the use of umbilical mesh, but still keep all the advantages of MEI, and successfully introduce the concept of MEI as an e cient truncation boundary condition into the analysis of threedimension interconnects. Using GIMEI, the calculation of MEI coe cients only costs a very little part of the total computing time. Numerical and experimental results show that the geometry independent MEI proposed in this paper is generally an order of magnitude faster than FASTCAP using BEM with multipole acceleration and other commercial tools without loss of accuracy. Furthermore, this technique can easily handle the interconnect problems with arbitrarily-shaped cross section and lossy and inhomogeneous dielectric media. The technique can also be extended to 2-D or 3-D dynamic analysis of multilayer multiconductor interconnect problems.
